[RZ/V2L] ● 32 bits × 8 channels ● Counting up or down (sawtooth wave), counting up and down (triangular wave) selectable for all channels ● Independent selectable for each channel ● 2 input/output pins per channel ● 2 output compare / input capture registers per channel ● For the 2 output compare / input capture registers of each channel, 4 registers are provided as buffer registers and are capable在不使用缓冲时操作作为比较登记册的比较注册●在输出中比较操作,缓冲区可以处于峰值或槽中,使得能够生成侧向不对称的PWM波形●在每个通道上设置帧间隔,以在每个通道上设置帧间隔(具有在溢出或频道上产生端流中的中断的能力) Starting, stopping, and clearing up/down counters in response to a maximum of eight events ● Starting, stopping, and clearing up/down counters in response to input level comparison ● Starting, stopping, and clearing up/down counters in response to a maximum of four external triggers ● Output pin invalidation functions due to dead time error or detection of short circuit between output pins ● Digital filter functions for the input capture and external trigger pins
主要关键词